## Optimization Strategies for Intel® Xeon Phi<sup>™</sup> Coprocessors



Dr.-Ing. Michael Klemm Software and Services Group Intel Corporation (michael.klemm@intel.com)

Intel, Cilk, VTune, Xeon, Core, Xeon Phi and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries



**Optimization Strategies** 

Software & Services Group, Developer Products Division



## **Legal Disclaimer & Optimization Notice**

INFORMATION IN THIS DOCUMENT IS PROVIDED "AS IS". NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO THIS INFORMATION INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

Performance tests and ratings are measured using specific computer systems and/or components and reflect the approximate performance of Intel products as measured by those tests. Any difference in system hardware or software design or configuration may affect actual performance. Buyers should consult other sources of information to evaluate the performance of systems or components they are considering purchasing. For more information on performance tests and on the performance of Intel products, reference www.intel.com/software/products.

Copyright © 2012, Intel Corporation. All rights reserved. Intel, the Intel logo, Xeon, Core, Phi, VTune, and Cilk are trademarks of Intel Corporation in the U.S. and other countries. \*Other names and brands may be claimed as the property of others.

#### **Optimization Notice**

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804



**Optimization Strategies** 

Software & Services Group, Developer Products Division

## Agenda

- Porting Checklist
- Performance Tuning Utilities
- Performance Tuning Hints
- Advanced Performance Tuning



**Optimization Strategies** 

Software & Services Group, Developer Products Division



#### Porting Checklist

- Choosing the right path
- Host pre-work to characterize and correct
- Performance Tuning Utilities
- Performance Tuning Hints
- Advanced Performance Tuning



**Optimization Strategies** 

Software & Services Group, Developer Products Division

# Pick the configuration to match the most efficient formulation of your algorithm

- Choose the right vehicle
- Pick your path to performance
- Intel® Architecture families' different design goals
  - Intel Xeon® architecture features large, fast, versatile cores
  - Intel® Xeon Phi<sup>™</sup> architecture features smaller and slower but wider and numerous cores
- Intel® Xeon processors and Intel® Xeon Phi<sup>™</sup> coprocessors differ in their optimization plans to match these differences



**Optimization Strategies** 

Software & Services Group, Developer Products Division

# First decision: host vs. native vs. offload

## Native only (running solely on the coprocessor)

- ✤ Easy to port: change some switches, add libs, drive with ssh or MPI
- Scalar and IO-intensive parts run slowly
- Memory limited to 8GB

## Host with offload

- Setter performance when serial/sequential fraction is significant
- Enables memory footprint >> working set, e.g. via pipelining
- Path to hybrid, since no reverse offload
- Higher porting costs
- Need identifiable hotspots to select for offload

#### • "Hybrid" host + coprocessor

- Best performance for parallel cases
- More effort to manage concurrency with async or multithreading



Optimization Strategies

Software & Services Group, Developer Products Division

# Use host-based profiling to identify vectorization/parallelism/offload candidates

- Start with representative/reasonable workloads!
- Use VTune<sup>™</sup> Amplifier XE to gather hot spot data
  - Tells what functions account for most of the run time
  - Often, this is enough
    - $\,\circ\,$  But it does not tell you much about program structure

#### Alternately, profile functions & loops using Intel® Composer XE

- Build with options -profile-functions -profile-loops=all profile-loops-report=2
- Run the code (which may run slower) to collect profile data
- Look at the resulting dump files, or open the xml file with the data viewer loopprofileviewer.sh located in the compiler ./bin directory
- Tells you
  - $\circ\;$  which loops and functions account for the most run time
  - $\,\circ\,\,$  how many times each loop executes (min, max and average)



**Optimization Strategies** 

Software & Services Group, Developer Products Division

## Loop Profiler - Identify Time Consuming Loops / Functions to Optimize

# Enables targeting parallelization/optimization efforts to most significant code areas ( hotspot identification )

- Easy to use:
  - Use compiler switches to add instrumentation to the application
    - $\circ~$  Compiler instruments entry and exits of all loops and functions

icc -01 -profile-functions -profile-loops=all -profile-loops-report=2...

- Running the application generates a report file with resulting counts
  - $\circ~$  Both a human-readable text file (a table) and an XML-file are generated
- Analyze data by looking at the raw text file, or use the GUI viewer shipped with compiler
- Report file contains information such as:
  - Call count of routines
  - Self-time of functions / loops
  - Total-time of functions / loops
  - Average, minimum, maximum iteration counter of loops !!



#### **Optimization Strategies**

Software & Services Group, Developer Products Division

#### Loop Profile Viewer: c:\3\loop3\_sample\loop\_prof\_1258065047.xml

File View Filter Help

Function Profile							
Function	Function file:line	Time	% Time 🛛 🗸	Self time	% Self time	Call Count	% Time in Loops
_main	spec.c:286	33,737,882,427	99.80	52,724,829	0.16	1	0.09
_compressStream	bzip2.c:440	22,141,802,790	65.50	37,645,635	0.11	3	0.00
_ha		22,072,329,981	65.29	111,073,801	0.33		
_B2		21,291,282,108	62.98	382,054	0.00	Menu to a	allow user to enab
Function Pro	ofile View	20,773,546,2	61.45	805,260	0.00	filtering	or displaying the
_ur		11,543,357	34.15	1,509,243	0.00	intering	
_B2		11,519,7 /37	34.08	2,278,698	0.01	S	ource code
_BZDIOCADOR C		11,40 1,637	33.74	69,950,540	0.21		
_mainSort	blocksort.c:805	11 ,841,172	33.53	1,090,262,703	3.23	25	3.20
_BZ2_decompress	decompress.c: 147	.71,252,448	33.05	10,916,277,582	32.29	1,177	13.81
_mainQSort3	blocksort.c:676	J.237.947.453	30.28	2,203,239,483	6.52	208 338	2.97
_mainSimpleSort	bloc Column heade	rs allow selectio	n 22.99	3,978,755,360	Filter:	Function total time > 2.0	% 3.62
_sendMTFValues	com	nort oritoria	16.62	3,149,709,581	Filter:	Function self time > 2.09	% D.67
_generateMTFValues	com LO CONTROL	son chiena	12.62	3,565,312,664	Filter:	Loops for selected functi	on 5.96
_mainGtU	bloc independently	for function and	8.55	2,388,612,638	View:	Function source for selec	ted function 1.79
_bsW	com	table	6.52	1,080,193,267			1.50
_BZ2_bzWriteClose64@28	bzlit		3.88	49,713	0.00	3	0.00
_copy_input_until_stop	bzlib.c:347	668,863,836	99	667,041,514	1.97	3,172	0.36
_unRLE_obuf_to_output_FAST	bzlib.c:594	337,105,368	Inc.	336,452,554	1.00	3,169	0.00 💌
							1

Loop Profile											
Function	Function file:line	Loop file:	line 🛛	Time	% Time	Self time	% Self ti	Loop entries 🛛 🗸	Min iterations	Avg iterations	Max iterations
_BZ2_decompress	decompress.c:147	decompress.c	:516	1,542,525,615	4.60	1,542,486,842	4.60	16,620,325	1	1	2
_generateMTFValues	compress.c:165	compress.c:24	43	2,897,058,042	8.60	2,200,189,958	6.50	5,573,353	1	59	254
_mainSimpleSort	blocksort.c:540	blocksort.c:56	54	983, 191, 878	2.90	389,571,523	1.20	1,919,830	1	1	15
_mainSimple			78	1,072,097,649	3.20	363,132,708	1.10	1,781,679	1	1	16
_mainSimple			92	1,109,670,579	3.30	388,082,294	1.10	1,622,744	1	1	15
_mainSort	oon Drofile Vie		34	10,359,855,054	30.60	120,685,201	0.40	6,400	256	256	256
_BZ2_bzWrit	oop Prome vie	vv		20,772,753,426	61.40	660,714	0.00	3,147	1	1	78
_uncompres				11,540,287,539	34.10	1,494,966	0.00	3	1,049	1,049	1,049
_BZ2_bzWrit				1,307,063,997	3.90	34,869	0.00	3	6	23	50



#### **Optimization Strategies**

Software & Services Group, Developer Products Division

Copyright© 2013, Intel Corporation. All rights reserved.

#### Loop Profile Viewer: c:\3\loop3\_sample\loop\_prof\_1258065047.xml

#### File View Filter Help

-uncoon Profile							
Function	Function file:line	Time	% Time ∇	Self time	% Self time	Call Count % Time in L	oops
main	spec.c:286	33,737,882,427	99.80	52,724,829	0.16	1	0.09 🔺
compressStream	bzip2.c:440	22,141,802,790	65.50	37,645,635	0.11	3	0.00
ha		22,072,329,981	65.29	111,073,801	0.33		
82		21,291,282,108	62.98	382,054	0.00	Menu to allow use	er to er
Function Pro	ofile View	20,773,546,2	61.45	805,260	0.00	filtering or displ	aving t
ur		11,543,357	34.15	1,509,243	0.00	intering or dispi	aying t
BZ		11,519,7 /37	34.08	2,278,698	0.01	source co	bde
BZDIOCINDOR C		11,40 ,1,637	33.74	69,950,540	0.21		
mainSort	blocksort.c:805	11 ,841,172	33.53	1,090,262,703	3.23	25	3.20
BZ2_decompress	decompress.c:147	.71,252,448	33.05	10,916,277,582	32.29	1,177	13.81
mainQSort3	blocksort.c:676	1.237.947.453	30.28	2,203,239,483	6.52	208 338	2.97
mainSimpleSort	bloc Column heade	rs allow selection	n 22.99	3,978,755,360	Filter: Fund	tion total time > 2.0%	3.62
sendMTFValues	com		16.62	3,149,709,581	Filter: Fund	tion self time > 2.0%	0.67
generateMTFValues	com to contro	sort criteria	12.62	3,565,312,664	Filter: Loop	s for selected function	5.96
mainGtU	bloc independently	for function and	8.55	2,388,612,638	Views Europ	tion course for selected function	1.79
bsW	com	a tabla	6.52	1,080,193,267	view: Func	don source for selected function	1.50
BZ2_bzWriteClose64@28	bzlit		3.88	49,713	0.00	3	0.00
copy_input_until_stop	bzlib.c:347	668,863,836	99	667,041,514	1.97	3,172	0.36
unRLE_obuf_to_output_FAST	bzlib.c:594	337,105,368	Ines	336,452,554	1.00	3,169	0.00 🔻
			1.0-		100	0,200	0.00
sop i rome							

Function	Function file:line	Loop file:	line 🛛	Time	% Time	Self time	% Self ti	Loop entries 🛛 🗸	Min iterations	Avg iterations	Max iterations
_BZ2_decompress	decompress.c:147	decompress.c	:516	1,542,525,615	4.60	1,542,486,842	4.60	16,620,325	1	1	2
_generateMTFValues	compress.c:165	compress.c:2	43	2,897,058,042	8.60	2,200,189,958	6.50	5,573,353	1	59	254
_mainSimpleSort	blocksort.c:540	blocksort.c:56	54	983, 191, 878	2.90	389,571,523	1.20	1,919,830	1	1	15
_mainSimple			78	1,072,097,649	3.20	363,132,708	1.10	1,781,679	1	1	16
_mainSimple			92	1,109,670,579	3.30	388,082,294	1.10	1,622,744	1	1	15
_mainSort	oon Drofile Vie		34	10,359,855,054	30.60	120,685,201	0.40	6,400	256	256	256
_BZ2_bzWrit	Tooh Frome Me	VV		20,772,753,426	61.40	660,714	0.00	3,147	1	1	78
_uncompres				11,540,287,539	34.10	1,494,966	0.00	3	1,049	1,049	1,049
_BZ2_bzWrit				1,307,063,997	3.90	34,869	0.00	3	6	23	50



#### **Optimization Strategies**

Software & Services Group, Developer Products Division

Copyright© 2013, Intel Corporation. All rights reserved.

#### Loop Profile Viewer: c:\3\loop3\_sample\loop\_prof\_1258065047.xml

#### File View Filter Help

							-			-	
- 6	-	100	-	•	~	-	D		-	•	12
	- 14			u	U				U		æ
			-		-			•	-		

unction Profile										
Function	Function	n file:line	Time	% Time		Self time	% Self tin		all Count 🛛 🛛 %	Time in Loops
main	spec.c:286		33,737,882,427	7	99.80	52,724,8	29	0.16	1	0.09 🔺
ompressStream	bzin2.c:440		22,141,802,790		65.50	37,645,6	35	0.11	3	0.00
na l			22,072,329,981	1	65.29	111,073,8	01	0.33		
32			21,291,282,108	31	62.98	382,0	54	0.00	Menu to allo	w user to er
Function	n Profile View		20,773,546,2		61.45	805,2	:60	0.00	filtering or	displaying
r			11,543,357	4	34.15	1,509,2	43	0.00	intering of	aispidying
2			11,519,7 /37	7	34.08	2,278,6	98	0.01	sou	rce code
	010010010101207		11,40 ,1,637	7	33.74	69,950,5	40	0.21		
ainSort	blocksort.c:805		11 ,841,172	2	33.53	1,090,262,7	03	3.23	25	3.20
2_decompress	decompress.c:1	47	.71,252,448	3	33.05	10,916,277,5	82	32.29	1,177	13.81
ainQSort3	blocksort.c:676		J.237.947.453	3	30.28	2,203,239,4	83	6.52	208 338	2.97
ainSimpleSort	bloc Colur	nn header	s allow selection	on	22.99	3,978,755,3	60	Filter: Function	total time > 2.0%	3.62
ndMTFValues	com				16.62	3,149,709,5	81	Filter: Function	self time > 2.0%	0.67
nerateMTFValues	com	to control	sort criteria		12.62	3,565,312,6	64	Filter: Loops fo	selected function	5.96
ainGtU	bloc inde	pendently	for function an	d	8.55	2,388,612,6	38	View Eurotion	course for celected	function 1.79
sW	com	loon	table		6.52	1,080,193,2	67	view. Function	source for selected	1.50
Z2_bzWriteClose64@2	28 bzlit	loop	labre		3.88	49,7	'13	0.00	3	0.00
opy_input_until_stop	bzlib.c:347		668,863,836	5	28	667,041,5	14	1.97	3,172	0.36
nRLE_obuf_to_output	FAST bzlib.c:594		337,105,368	3	Inc.	336,452,5	54	1.00	3,169	0.00 💌
				·				-		
op Profile										
Function	Function file:line	Loop file:lir	ne Time	% Time	Self time	% Self ti l	oop entries 🛛 🗸	Min iterations	Avg iterations	Max iterations
2_decompress	decompress.c:147	decompress.c:5	516 1,542,525,615	4.60	1,542,486,842	4.60	16,620,325		1 1	L 2
enerateMTFValues	compress.c:165	compress.c:243	3 2,897,058,042	8.60	2,200,189,958	6.50	5,573,353		1 59	254
ainSimpleSort	blocksort.c:540	blocksort.c:564	983,191,878	2.90	389,571,523	1.20	1,919,830		1 1	L 15
ainSimple		78	1,072,097,649	3.20	363,132,708	1.10	1,781,679		1 1	l 16
ainSimple		92	1,109,670,579	3.30	388,082,294	1.10	1,622,744		1 1	L 15
ainSort	rt Drofte More		10,359,855,054	30.60	120,685,201	0.40	6,400	25	6 256	5 256
Z2_bzWrit	Loop Prolite Vie	ew	20,772,753,426	61.40	660,714	0.00	3,147		1 1	l 78
ncompres			11,540,287,539	34.10	1,494,966	0.00	3	1,04	1,049	1,049
Z2_bzWrit			1,307,063,997	3.90	34,869	0.00	3		6 23	3 50



#### **Optimization Strategies**

Software & Services Group, Developer Products Division

Copyright© 2013, Intel Corporation. All rights reserved.

#### Loop Profile Viewer: c:\3\loop3\_sample\loop\_prof\_1258065047.xml

#### Eile View Filter Help

Function Profile

Function	Function file:line	Time	% Time ⊽	Self time	% Self time	Call Count	% Time in Loops
_main	spec.c:286	33,737,882,427	99.80	52,724,829	0.16	1	. 0.09 🔺
_compressStream	bzin2.c:440	22,141,802,790	65.50	37,645,635	0.11	3	0.00
_ha		22,072,329,981	65.29	111,073,801	0.33		
_BZ		21,291,282,108	62.98	382,054	0.00	Menu to a	llow user to ena
Function Pro	ofile View	20,773,546,2	61.45	805,260	0.00	filtering	or displaying the
_ur		11,543,357	34.15	1,509,243	0.00	intering	or alspidying an
_B2		11,519 /37	34.08	2,278,698	0.01	S	ource code
_BZDIOCIDOI C		11,40 1,637	33.74	69,950,540	0.21		
_mainSort	blocksort.c:805	11 ,841,172	33.53	1,090,262,703	3.23	25	3.20
_BZ2_decompress	decompress.c: 147	.71,252,448	33.05	10,916,277,582	32.29	1,177	13.81
_mainQSort3	blocksort.c:676	.1.237.947.453	30.28	2,203,239,483	6.52	208 338	2.97
_mainSimpleSort	bloc Column heade	rs allow selectio	n 22.99	3,978,755,360	Filter:	Function total time > 2.0	% 3.62
_sendMTFValues	com	a aut avitavia	16.62	3,149,709,581	Filter:	Function self time > 2.0°	љ D.67
_generateMTFValues	com LO CONTROL	son chiena	12.62	3,565,312,664	Filter:	Loops for selected functi	on 5.96
_mainGtU	bloc independently	for function and	8.55	2,388,612,638	View:	Function source for selec	ted function 1.79
_bsW	com	table	6.52	1,080,193,267		-,,	1.50
_BZ2_bzWriteClose64@28	bzlit		3.88	49,713	0.00	3	0.00
_copy_input_until_stop	bzlib.c:347	668,863,836		667,041,514	1.97	3,172	0.36
_unRLE_obuf_to_output_FAST	bzlib.c:594	337,105,368	Inc.	336,452,554	1.00	3,169	0.00 💌

Loop Profile										
Function	Function file:line	Loop file:line	Time	% Time	Self time 🤇	% Self ti.	Loop entries 7	Min iterations	Avg iterations	Maxierations
_BZ2_decompress	decompress.c:147	decompress.c:51	6 1,542,525,615	4.60	1,542,486,842	4.60	16,620,325	1	1	2
_generateMTFValues	compress.c:165	compress.c:243	2,897,058,042	8.60	2,200,189,958	6.50	5,573,353	1	59	254
_mainSimpleSort	blocksort.c:540	blocksort.c:564	983, 191, 878	2.90	389,571,523	1.20	1,919,830	1	1	15
_mainSimple		78	1,072,097,649	3.20	363,132,708	1.10	1,781,679	1	1	16
_mainSimple		92	1,109,670,579	3.30	388,082,294	1.10	1,622,744	1	1	15
_mainSort	oon Drofile Ma	34	10,359,855,054	30.60	120,685,201	0.40	6,400	256	256	256
_BZ2_bzWrit	Tooh Frome Me	44	20,772,753,426	61.40	660,714	0.00	3,147	1	1	78
_uncompres			11,540,287,539	34.10	1,494,966	0.00	3	1,049	1,049	1,049
_BZ2_bzWri			1,307,063,997	3.90	34,869	0.00	3	6	23	50



#### **Optimization Strategies**

Software & Services Group, Developer Products Division

Copyright© 2013, Intel Corporation. All rights reserved.

#### الله Loop Profile Viewer: c:\3\loop3\_sample\loop\_prof\_1258065047.xml

#### Eile View Filter Help

Function Profile

Euroction	Euroption flauling	Time	0/ Time T	Colf time	9/ Colf time	Call Count	9/ Time in Loope
Function	Puncuon neame	lime	76 Hitte V	Serrume	% Sell une	Call Count	% Time in Loops
main	spec.c:286	33,737,882,427	99.80	52,724,829	0.16	1	0.09 🔺
_compressStream	bzin2.c:440	22,141,802,790	65.50	37,645,635	0.11	3	0.00
_ha		22,072,329,981	65.29	111,073,801	0.33		
_B2		21,291,282,108	62.98	382,054	0.00	Menu to a	illow user to enab
Function Property Function Pro-	ofile View	20,773,546,2	61.45	805,260	0.00	filtering	or displaying the
_ur		11,543,357	34.15	1,509,243	0.00	intering	
_B2		11,519,7 /37	34.08	2,278,698	0.01	S	ource code
_B2blockbork		11,40 1,637	33.74	69,950,540	0.21		
_mainSort	blocksort.c:805	11 ,841,172	33.53	1,090,262,703	3.23	25	3.20
_BZ2_decompress	decompress.c: 147	.71,252,448	33.05	10,916,277,582	32.29	1,177	13.81
_mainQSort3	blocksort.c:676	J.237.947.453	30.28	2,203,239,483	6.52	208 338	2.97
_mainSimpleSort	bloc Column heade	rs allow selectio	n 22.99	3,978,755,360	Filter:	Function total time > 2.0	% 3.62
_sendMTFValues	com to control	oort oritorio	16.62	3,149,709,581	Filter:	Function self time > 2.09	6 D.67
_generateMTFValues	com LO CONLIFOI	son chiena	12.62	3,565,312,664	Filter:	Loops for selected functi	on 5.96
_mainGtU	bloc independently	for function and	8.55	2,388,612,638	View: F	Function source for selec	ted function 1.79
_bsW	com loor	table	6.52	1,080,193,267			1.50
_BZ2_bzWriteClose64@28	bzlit		3.88	49,713	0.00	3	0.00
_copy_input_until_stop	bzlib.c:347	668,863,836	28	667,041,514	1.97	3,172	0.36
_unRLE_obuf_to_output_FAST	bzlib.c:594	337,105,368	Inc.	336,452,554	1.00	3,169	0.00 💌

Loop Profile										
Function	Function file:line	Loop file:line	Time	% Time	🕨 Self time 🤇	% Self ti.	Loop entries 7	Miniterations	Avg iterations	Maxierations
_BZ2_decompress	decompress.c:147	decompress.c:51	6 1,542,525,615	4.60	1,542,486,842	4.60	16,620,325	1	1	2
_generateMTFValues	compress.c:165	compress.c:243	2,897,058,042	8.60	2,200,189,958	6.50	5,573,353	1	59	254
_mainSimpleSort	blocksort.c:540	blocksort.c:564	983, 191, 878	2.90	389,571,523	1.20	1,919,830	1	1	15
_mainSimple		78	1,072,097,649	3.20	363,132,708	1.10	1,781,679	1	1	16
_mainSimple		92	1,109,670,579	3.30	388,082,294	1.10	1,622,744	1	1	15
mainSort	La puer a ca	34	10,359,855,054	30.60	120,685,201	0.40	6,400	256	256	256
_BZ2_bzWri	oup Frome vie	AA.	20,772,753,426	61.40	660,714	0.00	3,147	1	1	78
_uncompres			11,540,287,539	34.10	1,494,966	0.00	3	1,049	1,049	1,049
_BZ2_bzWri			1,307,063,997	3.90	34,869	0.00	3	6	23	50



#### **Optimization Strategies**

Software & Services Group, Developer Products Division

Copyright© 2013, Intel Corporation. All rights reserved.

## **Correctness/Performance Analysis of Parallel code**

- Intel® Inspector XE and thread-reports in VTune<sup>™</sup> Amplifier XE are not available (yet) for the Intel® Xeon Phi<sup>™</sup> Architecture
- So...
  - Use Intel® Inspector XE on your code with <u>offload disabled</u> (on host) to identify correctness errors (e.g., deadlocks, races)
    - $\circ~$  Once fixed, then enable offload and continue debugging on the coprocessor
  - Use VTune Amplifier XE's parallel performance analysis tools to find issues on the host by running your program with <u>offload disabled</u>
    - $\circ~$  Fix everything you can
    - Then study scaling on the coprocessor using lessons from host tuning to further optimize parallel performance
      - Be wary of synchronization when the number of threads becomes more than a handful
      - Also pay attention to load balance.



**Optimization Strategies** 

Software & Services Group, Developer Products Division

## Agenda

#### Porting Checklist

#### • Performance Tuning Utilities

- Compiler static reports
- Runtime library report
- VTune<sup>™</sup> Amplifier XE Event-Based Sample collections
- Performance Tuning Hints
- Advanced Performance Tuning



**Optimization Strategies** 

Software & Services Group, Developer Products Division

#### Sample HLO Report icc -03 -opt\_report -opt\_report\_phase hlo

```
LOOP INTERCHANGE in loops at line: 7 8 9
Loopnest permutation (1 2 3 ) --> (2 3 1 )
LOOP INTERCHANGE in loops at line: 15 17
Loopnest permutation (1 2 3 ) --> (3 2 1 )
```

Loop at line 7 unrolled and jammed by 4 Loop at line 8 unrolled and jammed by 4 Loop at line 15 unrolled and jammed by 4 Loop at line 16 unrolled and jammed by 4



. . .

...

**Optimization Strategies** 

Software & Services Group, Developer Products Division

## **Compiler Vectorization Report**

```
35: subroutine fd( y )
```

```
36: integer :: i
```

```
37: real, dimension(10), intent(inout) :: y
```

```
38: do i=2,10
```

```
39: y(i) = y(i-1) + 1
```

40: end do

```
41: end subroutine fd
```

novec.f90(38): (col. 3) remark: loop was not vectorized: existence of vector dependence. novec.f90(39): (col. 5) remark: vector dependence: proven FLOW dependence between y line 39, and y line 39. novec.f90(38:3-38:3):VEC:MAIN\_: loop was not vectorized: existence of vector dependence



**Optimization Strategies** 

Software & Services Group, Developer Products Division

# **Compiler Vectorization Report**

#### Indicates whether each loop is vectorized

- Vectorized  $\neq$  efficient
- Compiler reports loop vectorized if any version w/vectorization exists
- At runtime, scalar code may still be executed
- Indicates reasons for not vectorizing

## Line numbers may not be what you'd expected

- Inlining
- Loop distribution, interchange, unrolling, collapsing



**Optimization Strategies** 

Software & Services Group, Developer Products Division

## When Vectorization Fails ...

- Most frequent reason: Data dependencies
  - Simplified: Loop iterations must be independent
- Many other potential reasons
  - Memory alignment issues
  - Function calls in loop block
  - Complex control flow / conditional branches
  - Loop not "countable"
    - $_{\odot}$  E.g. upper bound not a run-time constant
  - Mixed data types (many cases now handled successfully)
  - Non-unit stride between elements
  - Loop body too complex (register pressure)
  - Vectorization seems inefficient
  - Many more ... but less likely to occur



**Optimization Strategies** 

Software & Services Group, Developer Products Division

# **Characterization Tools**

#### • Compiler:

- Vectorization report
- Optimization report

#### • Compiler - runtime library reports

- OFFLOAD\_REPORT, UNIX\* time



**Optimization Strategies** 

Software & Services Group, Developer Products Division

Copyright© 2013, Intel Corporation. All rights reserved. \*Other names and brands may be claimed as the property of others



## **OFFLOAD\_REPORT**

#### Dynamic report from compiler offload runtime

- Identifies each dynamic instance of an offload by <file, line>
- Records host and coprocessor execution time for that function





**Optimization Strategies** 

Software & Services Group, Developer Products Division

# **Characterization Tools**

#### • Compiler:

- Vectorization report
- Optimization report

#### • Compiler – runtime library reports – OFFLOAD\_REPORT, UNIX\* time

## VTune<sup>™</sup> Amplifier XE

- Collecting HW performance monitoring data
- Post-processing HW performance monitoring data
  - $\circ$  VTune Amplifier: hot spots
  - $\circ$  VTune Amplifier: time line

## Intel® Trace Analyzer and Collector



**Optimization Strategies** 

Software & Services Group, Developer Products Division

Copyright© 2013, Intel Corporation. All rights reserved. \*Other names and brands may be claimed as the property of others



# **Collecting Hardware Performance Data**

#### Hardware counters and events

- 2 counters in core, most are thread specific
- 4 outside the core (uncore) that get no thread or core details
- See PMU documentation for a full list of events

## Collection

- Invoke from VTune Amplifier (or from SEP command line interface)
- If collecting more than 2 core events, select multi-run for more precise results or the default multiplexed collection, all in one run
- Uncore events are limited to 4 at a time in a single run
- Uncore event sampling needs a source of PMU interrupts, e.g. programming cores to CPU\_CLK\_UNHALTED

## • Output files

– VTune Amplifier performance database



Optimization Strategies Software & Services Group, Developer Products Division

## **VTune™ Amplifier XE**





#### **Optimization Strategies**

Software & Services Group, Developer Products Division

## **Some useful events and metrics**

Scenario	Event name(s)
Wall-clock profiling	CPU_CLK_UNHALTED, INSTRUCTIONS_EXECUTED (Or EXEC_STAGE_CYCLES)
Main memory bandwidth	L2_DATA_READ_MISS_MEM_FILL, L2_DATA_WRITE_MISS_MEM_FILL
L1 Cache misses	DATA_READ_MISS_OR_WRITE_MISS
TLB misses and page faults	DATA_PAGE_WALK, LONG_DATA_PAGE_WALK, DATA_PAGE_FAULT
Vectorized code execution	VPU_INSTRUCTIONS_EXECUTED, VPU_ELEMENTS_ACTIVE
Various hazards	BRANCHES_MISPREDICTED
Cycles per instruction	CPU_CLK_UNHALTED / INSTRUCTIONS_EXECUTED
Memory Bandwidth (used by all cores at once)	(L2_DATA_READ_MISS_MEM_FILL + L2_DATA_WRITE_MISS_MEM_FILL) * 64 / CPU_CLK_UNHALTED / Frequency



**Optimization Strategies** 

Software & Services Group, Developer Products Division

 $\textbf{Copyright} \textcircled{\texttt{Copyright}} \includegraphics{\begin{subarray}{c} \texttt{Copyright}} \includegraphics[\begin{subarray}{c} \texttt{Copyright} \includegraphics[$ 



#### • ITAC!!!!



**Optimization Strategies** 

Software & Services Group, Developer Products Division

#### **Intel® Trace Analyzer and Collector Overview**

#### • Intel<sup>®</sup> Trace Analyzer and Collector helps the developer:

- Visualize and understand parallel application behavior
- Evaluate profiling statistics and load balancing
- Identify communication hotspots

#### • Features

- Event-based approach
- Low overhead
- Excellent scalability
- Comparison of multiple profiles
- Powerful aggregation and filtering functions
- Fail-safe MPI tracing
- Provides API to instrument user code
- MPI correctness checking
- Idealizer





#### **Optimization Strategies**

Software & Services Group, Developer Products Division

## **Intel® Trace Analyzer and Collector**







#### **Optimization Strategies**

Software & Services Group, Developer Products Division

## **ITAC with Intel® Xeon Phi™ Coprocessors**

- Run with --trace flag (without linkage) to create a trace file
  - MPI+Offload
    - # mpiexec -trace -n 2 ./test
  - Coprocessor only
    - # mpiexec -trace -n 2 -wdir /tmp -host 172.31.1.1 /tmp/test hello.MIC
  - Symmetric
    - # mpiexec -trace -n 2 -host michost./test\_hello :
       -wdir /tmp -n 2 -host 172.31.1.1
       /tmp/test\_hello.MIC
- Flag "-trace" will implicitly pre-load libVT.so (which finally calls libmpi.so to execute the MPI call)
- Set VT\_LOGFILE\_FORMAT=stfsingle to create a single trace



**Optimization Strategies** 

Software & Services Group, Developer Products Division

# **ITAC Compilation Support**

#### • Compile and link with "-trace" flag

- # mpiicc -trace -o test\_hello test.c
- # mpiicc -trace -mmic -o test\_hello.MIC test.c
- Linkage of libVT library

#### • Compile with -tcollect flag

- # mpiicc -tcollect -o test\_hello test.c
- # mpiicc -tcollect -mmic -o test\_hello.MIC test.c
- Linkage of libVT library
- Will do a full instrumentation of your code, i.e. All user functions will be visible in the trace file
- Maximal insight, but also maximal overhead
- Use the VT API of ITAC to manually instrument your code.
- Run as usual Intel® MPI program without "-trace" flag

# mpiexec ...



Optimization Strategies

Software & Services Group, Developer Products Division

# **ITAC Analysis**

- Start the ITAC analysis GUI with the trace file (or load it)
   # traceanalyzer test\_hello.single.stf
- Start the analysis, usually by inspection of the Flat Profile (default chart), the Event Timeline, and the Message Profile
  - Select "Charts->Event Timeline"
  - Select "Charts->Message Profile"
  - Zoom into the Event Timeline
    - $_{\odot}$  Click into it, keep pressed, move to the right, and release the mouse
    - See menu Navigate to get back
  - Right click the "Group MPI->Ungroup MPI".



**Optimization Strategies** 

Software & Services Group, Developer Products Division

#### **Full ITAC Functionality on Intel® Xeon Phi™**

V2 nntmpi13.inn.intel.com:11 (dkuzmin) -	VNC Viewer									
Applications Places System	n 👹 🥸 🗾						<b>4</b> )	Tue Mar 13, 4:4	6 PM dmit	ry.kuzmin
🗄 Ella Brainst, Chula Minala	une ditelle 52		Int	el® Trace Anal	yzer				_	_ = ×
File Project Style Windo	ws <u>H</u> eipF1	1.1.1.00								
View Charts Navigate	Advanced Lavo	amic/is.c.8.s ut	ingle.stf							
0 s	10 s		20 s		30 s		40 s		50 s	
5 s		15 s		25 s		35 s		45 s	Netter Certer Inc	
P0 <mark>AAppliMPI_Allreduce</mark>	MP/MPI_AllrMP/	MPI_Allim/MPI	_AllreMRMPI_All	MP/MPI_AllrM	MPI_AllrMMPI_	AllrMFMPI_Alli	46MPI_AllrMb	1PI_AllrMFMFAV	IPI_Reduce	
P1 <mark>AAppliMPI_</mark> Allreduce	MPMPI_AllrMFA	4PI_Allr <mark>M</mark> /MPI	_AllreMFMPI_All	MP/MPI_AllrM	MPI_AllrMMPI_	Allo <mark>MP</mark> MPI_All	46MPI_AllrM6M	1PI_AIIrMFAMF		
P2 <mark>AAppli</mark> MPI_Allreduce	MPMPI_AllrMPA	MPI_Allr <mark>M</mark> /MPI	_AllreMFMPI_All	MPMPI_AllrM	PMPLAIMMPL	_AllrMHMPI_AllrI	46MPI_AllrMbN	1PI_Allr <mark>MFA</mark> MF		
ParappliMPI_Allreduce	MPMPI_AllrMPA	MPI_Allr <mark>MPI</mark> MF	PI_Allr <mark>MF/</mark> MPI_All	MFMPI_AllrM	MPI_Allri <mark>M</mark> /MPI_	Allr <mark>Mb</mark> MPI_AllrI	APMPI_AllrMPA	4PI_AllrMF <mark>A</mark> ME		
P4 <mark>AApplication</mark>	MIAApplidMMPA	pplicaMApp	licaMfMfApplica	MI <mark>Applica</mark> MM	PApplica <mark>M</mark> Appli	icaMMFApplicalI	4 <mark>Applica</mark> MMA	pplicaMIA Ap	plication	
P5 <mark>AApplication</mark>	MFA ApplicMMFA	pplica <mark>№M</mark> App	licaMFMF <mark>Applica</mark>	MF <mark>Applica</mark> MM	Applica <mark>VM</mark> Appl	icaMPApplica	4 Applica MA	pplicaMMFA App	lication	
P6Application	MFA / pplicMFA	pplicaMApp	icaMFMIApplica	MFApplicaMM	ApplicaMMAppl	ica/MFApplica/	4 FApplica MIA	pplicaMIA App	lication	
P7AApplication	MPAnApplicMEA	oplicat MPAp	plicat MApplicat	MEApplicat M	Applicat MAppl	icat MIApplicat	4FApplicat MFA	pplicat MIAcAp	plication	
		pp control p			pp.com pp		ppicat		preation	
Elat Profile		Call Graph								
Group All Processes	-	can orapir j								
Name /	TSelf	TSelf	TTotal	#Calls	TSelf /Call					<b>_</b>
Group All_Processe	5		(00.014							
-Group Applicatio -MPI_Comm_size	n 178.215 s 56.995e-6 s		408.016 56.995e-6	s 8 s 8	22.2768 7.12437e-6	5 5				
MPI Comm rank	176.984e-6 s		176.984e-6	<u>s 8</u>	22.123e-6	5				-
20.1595 s										_
<u>View Charts Navigate</u>	Advanced Layo	ut	14							
0 s	10 5 s	s 15	20 s	25 s	30 s	35 s	40 s	45 s	50 s	▲ ▼
	<b></b>			ingen <b>s</b> i ka						- 4
G cst-kf2	Allreduce MPM	PI_AIIMEMPI_	AIIM/NMPI_AIIMI			MPI_AIIMI MPI_	_AIMDMPI_AIIM		MPI_Reduce	
G cst-kf2-mic0Applicati	on MiAA	AppMIAppli	c/MAAppli/MIM #	Applic/MIApp	licaNAApplia/M	Applic	ic/MIApplic.M	IIApplicaMLA/A	pplication	#
										E
0.000 000, 53.010 3	99: 53.010 399	sec.		All_Nodes		MPI expanded	in (Major Func	tion Groups)	Tag Fi	lter
		Ň								
VNC config	8.0.3.007/b : mc	🛛 🖾 dkuzr	min@knc-cluster:	Intel® Trace	Analyzer					



#### **Optimization Strategies**

Software & Services Group, Developer Products Division

# Agenda

- Porting Checklist
- Performance Tuning Utilities

## • Performance Tuning Hints

- High Threading And Vectorization are Key
- Extreme parallelization is required
- Thread optimization
- Maximize the vectorizer
- Architecture-specific hints
- Advanced Performance Tuning



**Optimization Strategies** 

Software & Services Group, Developer Products Division



- Performance increasingly depends on both threading and vectorization
- Nothing new here: same qualities help host performance



Optimization Strategies

Software & Services Group, Developer Products Division

# **Extreme Parallelization is required to utilize all the cores**

- Use the appropriate threading model
  - OpenMP\*, Intel® Threading Building Blocks, Intel Cilk<sup>™</sup> Plus, POSIX threads

#### • Avoid sequential code as much as possible

- "Single-threaded" code
- Avoid atomic operations (e.g. #pragma omp atomic)
- Avoid locking operations (e.g. #pragma omp critical)
- Avoid barriers (e.g. #pragma omp barrier)

#### Fuse parallel loops where possible

- Manually by merging loop bodies
- Conceptually by using "nowait" for OpenMP worksharing constructs



**Optimization Strategies** 

Software & Services Group, Developer Products Division

# Thread Optimization is minimizing overhead and balancing loads

- Use one MPI rank per coprocessor core, OpenMP\* within core
  - OpenMP synchronization is faster within a core than across cores
- OMP\_NUM\_THREADS
  - Balance MPI and OMP thread parallelism for target
- #pragma omp for collapse (n)
  - Increase thread-parallelism for utilization, load balance
- KMP\_AFFINITY
  - Try balanced to avoid OS collision and avoid migration



**Optimization Strategies** 

Software & Services Group, Developer Products Division

Copyright© 2013, Intel Corporation. All rights reserved. \*Other names and brands may be claimed as the property of others

# **Thread Optimization**

#### Correct affinity essential on Intel® Xeon Phi<sup>™</sup> coprocessor

- 32 registers of 512 bits make up 2 KB of register file to swap in and out on context switches
- You want to keep threads on the same (logical) core!

## • KMP\_AFFINITY

- scatter distribute threads as far apart as possible
- compact keep threads close to each other
- balanced mix between scatter and compact
- proclist specify own set of cores to utilize

#### • Example:

- export MIC\_KMP\_AFFINITY=scatter
- export MIC\_KMP\_AFFINITY=explicit,proclist=[7,17,19],verbose



**Optimization Strategies** 

Software & Services Group, Developer Products Division

## **Maximize the Vectorizer**

- Unleash the vectorizer by providing context information
  - #pragma ivdep, #pragma vector always
  - Intel® Cilk Plus vectorization pragmas (#pragma simd)
  - Intel Cilk Plus array notation (a[0:7] = b[1:7] \* c[2:7])
  - Avoid aliasing and let the compiler know it
    - "restrict" keyword
    - o -ansi-alias
    - $\circ$  -fno-alias
    - Use Fortran ☺



**Optimization Strategies** 

Software & Services Group, Developer Products Division

## Sample: simd Pragmas

```
float sprod(float *a, float *b, int n)
{
  float sum = 0.0f;
  for (int k=0; k<n; k++)
    sum += a[k] * b[k];
  return sum;
}
void sprod(float *a, float *b, int n)
{
  float sum = 0.0f;
#pragma simd vectorlength(16) reduction(+:sum)
  for (int k=0; k<n; k++)
    sum += a[k] * b[k];
  return sum;
```



}

**Optimization Strategies** 

Software & Services Group, Developer Products Division

## **Transformations – Enable Parallelism**

#### • Loop interchange

– Better memory locality raises instruction- and pipeline-parallelism

#### • Enable vectorization

- Simplify reductions, especially when they appear inside a conditional
  - $_{\odot}\,$  Turn accumulator into a temp that's declared outside of the loop
  - $_{\odot}$  Accumulate into that temp in the loop
  - $_{\odot}\,$  Add that temp to the real accumulator outside the loop
- Avoid constructors in a loop, by extending scope of stack variables to outside a loop, and converting return values to structs



Software & Services Group, Developer Products Division

Copyright© 2013, Intel Corporation. All rights reserved. \*Other names and brands may be claimed as the property of others



## **Loop Reordering Example**

```
#include <stdio.h>
void mmul(double *a, int lda, double *b, int ldb, double *c, int ldc, int n)
{
    /* &a(i,j) = a + lda * j + i */
    for (int i = 0; i < n; ++i)
Line 6 for (int j = 0; j < n; ++j)
          for (int k = 0; k < n; ++k)
Line 7
Line 8
              c[j * ldc + i] += a[k * lda + i] * b[j * ldb + k];
                           k=1, k=2, ...
}
$ icc -mmic -vec-report3 serialmmul.cc
serialmmul.cc(7): (col. 10) remark: loop was not vectorized; existence of vector dependence.
serialmmul.cc(8): (col. 14) remark: vector dependence: assumed FLOW dependence between c line
   8 and b line 8.
serialmmul.cc(8): (col. 14) remark: vector dependence: assumed ANTI dependence between b line
   8 and c line 8.
serialmmul.cc(6): (col. 7) remark: loop was not vectorized: not inner loop.
     Problem: all iterations of inner loop (k) modify the same element of c, and
     there is no guarantee that a, b, and c do not point to the same memory -
     classic data race
        Optimization Strategies
```

Software & Services Group, Developer Products Division

Copyright© 2013, Intel Corporation. All rights reserved.

Software

## **Loop Reordering Example**

```
#include <stdio.h>
  void mmul(double *a, int lda, double *b, int ldb, double *c, int ldc, int n)
  {
     /* &a(i,j) = a + lda * j + i */
     for (int j = 0; j < n; ++j)
        for (int k = 0; k < n; ++k)
Line 6
           for (int i = 0; i < n; ++i) // moved to inside loop from outside
Line 7
               c[j * ldc + i] += a[k * lda + i] * b[j * ldb + k];
Line 8
  $ icc -mmic -vec-report3 interchangemmul.cc
  interchangemmul.cc(7): (col. 10) remark: LOOP WAS VECTORIZED.
  interchangemmul.cc(7): (col. 10) remark: loop skipped: multiversioned.
  interchangemmul.cc(6): (col. 7) remark: loop was not vectorized: not inner loop.
  interchangemmul.cc(5): (col. 4) remark: loop was not vectorized: not inner loop.
```

Each iteration of inner loop (i) modifies a different element of c, and they are far apart. This implementation looked promising enough for the compiler to go ahead and perform run-time data race checks between c[] and a[]/b[] ("multiversioned" – one version for when c[] overlaps with a[]&b[], one when it does not).



**Optimization Strategies** 

Software & Services Group, Developer Products Division

## Vectorization Reports - Getting Advice From

\$ icc -mmic -guide-vec=4 serialmmul.cc GAP REPORT LOG OPENED ON Wed Mar 30 13:58:35 2011

remark #30761: Add -parallel option if you want the compiler to generate recommendations for improving auto-parallelization.

serialmmul.cc(7): remark #30536: (LOOP) Add -fargument-noalias option for better type-based disambiguation analysis by the compiler, if appropriate (the option will apply for the entire compilation). This will improve optimizations such as vectorization for the loop at line 7. [VERIFY] Make sure that the semantics of this option is obeyed for the entire compilation. [ALTERNATIVE] Another way to get the same effect is to add the "restrict" keyword to each pointer-typed formal parameter of the routine "mmul". This allows optimizations such as vectorization to be applied to the loop at line 7. [VERIFY] Make sure that semantics of the "restrict" pointer qualifier is satisfied: in the routine, all data accessed through the pointer must not be accessed through any other pointer.

Number of advice-messages emitted for this compilation session: 1.

END OF GAP REPORT LOG

\$



**Optimization Strategies** 

Software & Services Group, Developer Products Division

## Vectorization Reports - Success by Using Advice From -guide-vec

```
#include <stdio.h>
  void mmul(double * restrict a, int lda, double (* restrict b,)int ldb,
            double * restrict c, int ldc, int n)
     /* &a(i,j) = a + lda * j + i */
Line 5 for (int i = 0; i < n; ++i)
Line 6 for (int j = 0; j < n; ++j)
Line 7
           for (int k = 0; k < n; ++k)
               c[j * ldc + i] += a[k * lda + i] * b[j * ldb + k];
        -mmic -restrict -vec-report3 restructmmul.cc
  $ icc
  restructmmul.cc(5): (col. 4) remark: PERMUTED LOOP WAS VECTORIZED.
  restructmmul.cc(7): (col. 10) remark: loop was not vectorized: not inner loop.
  restructmmul.cc(6): (col. 7) remark: loop was not vectorized: not inner loop.
   Compiler, realizing that a, b, and c point to different memory, decides it can
   safely reorder the loops in order to vectorize. Because of restrict, the
   compiler no longer emits a multiversioned loop. This helps lower code size and
```



**Optimization Strategies** 

Software & Services Group, Developer Products Division

eliminates the overhead of run-time data race check

# **Loop and Memory Optimizations**

#### • Loop trip counts

- Improves quality of compiler optimizations such as prefetching, vectorization
- Can use #pragma loop\_count(n), or

#pragma loop\_count min(n),max(n),avg(n)

– Loop profiling not available on Intel® Xeon Phi<sup>™</sup> architecture

#### • Page sizes

- Use libhugetlbfs to force use of 2M pages for non-offloaded data
- Use the environment variable MIC\_USE\_2MB\_BUFFERS to force runtime to allocate offloaded data into 2MB pages
- Use mmap to selectively control size



**Optimization Strategies** 

Software & Services Group, Developer Products Division

# **Alignment essential for vectorization**

#### • Align the data AND tell the compiler

- In most cases, static compiler does not have the alignment information of references inside loops, so does extra work to cover misalignment
- Align the data using alignment attributes, using \_mm\_malloc, using Fortran option -align array64byte, etc.
- Tell compiler about alignment using a clause before the vector-loop
   o assume\_aligned clause, vector aligned pragma, etc.

#### Mechanisms

```
_declspace(align(64)) float array[SIZE];
```

#pragma vector aligned

\_assume\_aligned(p1,64);

\_assume(n1%16==0);

void \*\_\_offload\_myoSharedAlignedMalloc(size\_t size, size\_t alignment);

#pragma offload target(mic) align(64)



#### **Optimization Strategies**

Software & Services Group, Developer Products Division

# Advice specific to Intel® Xeon Phi coprocessor

## • Floating point

- Use single vs. double precision where possible
- Use various precision controls where applicable: -imf-\*, -[no-]prov-\*
- Rewrite "/const" as "\*1/const"

## Signed vs. unsigned 32b integers

#### Convert to using 32b vs. 64b ints wherever possible

- More elements per SIMD vector
- Enable vectorization for scatter/gather
- Enable vectorization for type conversion

## Avoid scatter/gather where possible

- Array of Structures to Structure of Arrays (AoS  $\rightarrow$  SoA)
- Special-case code to cover unit stride if it's a common occurrence



**Optimization Strategies** 

Software & Services Group, Developer Products Division

## Agenda

- Porting Checklist
- Performance Tuning Utilities
- Performance Tuning Hints

## Advanced Performance Tuning

- Think about what you expect to achieve
- Eviction control
- Inlining control



**Optimization Strategies** 

Software & Services Group, Developer Products Division

## Think about what you expect to achieve and then measure how close you come

- Algorithm
- Threading
- Vectorization and compute-bound limits
- Memory



**Optimization Strategies** 

Software & Services Group, Developer Products Division

# Algorithm

## Convince yourself that

- the algorithm will thread-scale without serialization,
- is vectorizable,
- and fits in memory

#### Consider alternate algorithms that are more suitable



**Optimization Strategies** 

Software & Services Group, Developer Products Division

# Threading

## Degree of parallelism

- Assure that fraction of the app that's parallel is very high
- Assure that the degree of thread parallelism is adequate
- Check for serialization, e.g. locks

## OpenMP overheads

- Look at VTune<sup>™</sup> Amplifier time line for load balance
- Look at VTune Amplifier hot spots for overhead time in libiomp

## Tweak number of threads and thread affinity

- Find the best value of OMP\_NUM\_THREADS and KMP\_AFFINITY
- Try 2-3 threads per core
- Try KMP\_AFFINITY=balanced,granularity=fine
- Threads per core hints (experimental)
  - -mCG\_lrb\_num\_threads={2,3,4} can bring 5-35% gains
  - Name will change if/when made an official feature



**Optimization Strategies** 

Software & Services Group, Developer Products Division

# **Vectorization and Compute-bound Limits**

- Deep dive on reasons why hot loops don't vectorize profitably
  - Look at messages, patterns, idioms
- Compare against compute-bound limit

## Check assembly code

- Compare path length and generated code with expectations
- Assure vectorization by checking for vector instructions

## Check degree of vectorization with PMU data

- % vector instructions:
   VPU\_INSTRUCTIONS\_EXECUTED/INSTRUCTIONS\_EXECUTED
- Avg. % elements used per vector:
   VPU\_ELEMENTS\_ACTIVE/INSTRUCTIONS\_EXECUTED



**Optimization Strategies** 

Software & Services Group, Developer Products Division

# Memory

- Check assembly for gathers/scatters, change data structures or code to avoid them
- Compare against bandwidth limit
- Check L2 and L1 cache miss ratios. Loop interchange, tile and change data structures as necessary to increase locality.
- Check & tune prefetching, particularly for gathers and scatters
- Reason about what the best page size is: 4K or 2M. Use libhugetlbfs or mmap if appropriate. Check TLB miss rates against expected access patterns.



**Optimization Strategies** 

Software & Services Group, Developer Products Division

# **Eviction Control**

#### • Streaming data trashes cache, doesn't need residency

- Mark with #pragma vector nontemporal
- clevict can be used to evict cache lines sooner and at a higher rate than HW can
- Intel® Xeon® processor: MOVNTQ
- Intel Xeon Phi<sup>™</sup> coprocessor: clevict0, clevict1

## -mGLOB\_default\_function\_attrs="clevict\_level=N"

where N = 0, 1, 2 or 3 (default is 3 on Intel® Xeon Phi<sup>™</sup> Architecture)

- 0 do not generate clevict
- 1 generate clevict0, from L1
- 2 generate clevict1, from L2
- 3 generate L1 and L2 clevict



**Optimization Strategies** 

Software & Services Group, Developer Products Division

# **Inlining Control - Pragmas**

#### Statement-specific inline pragmas

- #pragma inline [recursive] hint, subject to heuristics
- #pragma forceinline [recursive] dictate, whenever possible
- #pragma noinline dictate
- When placed before a C/C++ statement, applies to all calls and statements nested within that statement
- There are corresponding directives for Fortran



**Optimization Strategies** 

Software & Services Group, Developer Products Division

# **Inlining Controls – Compiler Switches**

## -[no-]inline-factor=n,

- Specifies % multiplier that should be applied to the following inlining options that define upper limits, i.e. n=200 means multiply upper limits by 2
  - $\circ$  -[no-]inline-min-size=n
  - $\circ$  -[no-]inline-max-size=n
  - $\circ$  -inline-max-per-routine=n
  - -inline-max-per-compile=n

#### -inline-forceinline

 Specifies that an inlined routine should be inlined whenever the compiler can do so



**Optimization Strategies** 

Software & Services Group, Developer Products Division







**Optimization Strategies** 

Software & Services Group, Developer Products Division





# Software

Software

**Optimization Strategies** 

Software & Services Group, Developer Products Division

Copyright© 2013, Intel Corporation. All rights reserved.

Optimization Notice

